Part Number Hot Search : 
PM150C24 OPB763T X1001 R2500 RR09331F RGE1100 LRTBGFTG 6GBU06
Product Description
Full Text Search
 

To Download IDT74FCT373AC Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 IDT74FCT373A/C FAST CMOS OCTAL TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGE
FAST CMOS OCTAL TRANSPARENT LATCH
IDT74FCT373A/C
FEATURES:
* IDT74FCT373A up to 30% faster than FAST * Equivalent to FAST output drive over full temperature and voltage supply extremes * IOL = 48mA * CMOS power levels (1mW typ. static) * Octal transparent latch with 3-state output control * Available in SOIC package
DESCRIPTION:
The IDT74FCT373 is an octal transparent latch built using an advanced dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is high. When LE is low, the data that meets the set-up time is latched. Data appears on the bus when the Output Enable (OE) is low. When OE is high, the bus output is in the high-impedance state.
FUNCTIONAL BLOCK DIAGRAM
D0
D1
D2
D3
D4
D5
D6
D7
D O G
D O G
D O G
D O G
D O G
D O G
D O G
D O G
LE
OE O0 O1 O2 O3 O4 O5 O6 O7
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
1
MAY 2002
DSC-5422/1
(c) 2002 Integrated Device Technology, Inc.
IDT74FCT373A/C FAST CMOS OCTAL TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGE
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VTERM(2) Description Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Operating Temperature Temperature under BIAS Storage Temperature Power Dissipation DC Output Current Max -0.5 to +7 -0.5 to VCC 0 to +70 -55 to +125 -55 to +125 0.5 120 Unit V V C C C W mA
OE O0 D0 D1 O1 O2 D2 D3 O3 GND
1 2 3 4 5 6 7 8 9 10
SOIC TOP VIEW
20 19 18 17 16 15 14 13 12 11
VCC O7 D7 D6 O6 O5 D5 D4 O4 LE
VTERM(3) TA TBIAS TSTG PT IOUT
NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted. 2. Input and Vcc terminals only. 3. Output and I/O terminals only.
CAPACITANCE (TA = +25C, F = 1.0MHz)
Symbol CIN COUT Parameter(1) Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 6 8 Max. 10 12 Unit pF pF
NOTE: 1. This parameter is measured at characterization but not tested.
PIN DESCRIPTION
Pin Names Dx LE OE Ox Ox Data Inputs Latch Enable Input (Active HIGH) Output Enable Input (Active LOW) 3-State Outputs Complementary 3-State Outputs Description
FUNCTION TABLE(1)
Dx H L X Inputs LE H H X OE L L H Outputs Ox H L Z
NOTE: 1. H = HIGH Voltage Level X = Don't Care L = LOW Voltage Level Z = High Impedance
2
IDT74FCT373A/C FAST CMOS OCTAL TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = VCC - 0.2V Commercial: TA = 0C to +70C, VCC = 5.0V 5%
Symbol VIH VIL IIH IIL IOZH IOZL VIK IOS VOH Off State (High Impedance) Output Current Clamp Diode Voltage Short Circuit Current Output HIGH Voltage VCC = Max. Parameter Input HIGH Level Input LOW Level Input HIGH Current VCC = Max. Input LOW Current Guaranteed Logic HIGH Level Guaranteed Logic LOW Level VI = VCC VI = 2.7V VI = 0.5V VI = GND VO = VCC VO = 2.7V VO = 0.5V VO = GND GND(3) Test Conditions(1) Min. 2 -- -- -- -- -- -- -- -- -- -- -60 VHC VHC 2.4 -- -- -- Typ.(2) -- -- -- -- -- -- -- -- -- -- -0.7 -120 VCC VCC 4.3 GND GND 0.3 Max. -- 0.8 5 5(4) -5(4) -5 10 10(4) -10(4) -10 -1.2 -- -- -- -- VLC VLC(4) 0.5 A A Unit V V
VCC = Min., IIN = -18mA VCC = Max., VO = VCC = 3V, VIN = VLC or VHC, IOH = -32A VCC = Min IOH = -300A VIN = VIH or VIL IOH = -15mA VCC = 3V, VIN = VLC or VHC, IOL = 300A VCC = Min IOL = 300A VIN = VIH or VIL IOL = 48mA
V mA V
VOL
Output LOW Voltage
V
NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient and maximum loading. 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second. 4. This parameter is guaranteed but not ttested.
3
IDT74FCT373A/C FAST CMOS OCTAL TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGE
POWER SUPPLY CHARACTERISTICS
VLC = 0.2V; VHC = VCC - 0.2V
Symbol ICC ICC ICCD Parameter Quiescent Power Supply Current Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current(4) Test Conditions(1) VCC = Max. VIN VHC; VIN VLC VCC = Max. VIN = 3.4V(3) VCC = Max. Outputs Open OE = GND One Input Toggling 50% Duty Cycle IC Total Power Supply Current(6) VCC = Max. Outputs Open fi = 10MHz 50% Duty Cycle OE = GND LE = VCC One Bit Toggling VCC = Max. Outputs Open fi = 2.5MHz 50% Duty Cycle OE = GND LE = VCC Eight Bits Toggling
NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCP/2 + fiNi) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for register devices (zero for non-register devices) fi = Input Frequency Ni = Number of Inputs at fi All currents are in milliamps and all frequencies are in megahertz.
Min. -- --
Typ.(2) 0.2 0.5 0.15
Max. 1.5 2 0.25
Unit mA mA mA/ MHz
VIN VHC VIN VLC
--
VIN VHC VIN VLC (FCT) VIN = 3.4V VIN = GND
--
1.7
4
mA
--
2
5
VIN VHC VIN VLC (FCT) VIN = 3.4V VIN = GND
--
3.2
6.5(5)
--
5.2
14.5(5)
4
IDT74FCT373A/C FAST CMOS OCTAL TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGE
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tSU tH tW Parameter Propagation Delay Dx to Ox Propagation Delay LE to Ox Output Enable Time Output Disable Time Set-up Time HIGH or LOW, Dx to LE Hold Time HIGH or LOW, Dx to LE LE Pulse Width HIGH Condition(1) CL = 50pF RL = 500 FCT373A Min.(2) Max. 1.5 5.2 2 1.5 1.5 2 1.5 5 8.5 6.5 5.5 -- -- -- FCT373C Min.(2) Max. 1.5 4.2 2 1.5 1.5 2 1.5 5 5.5 5.5 5 -- -- -- Unit ns ns ns ns ns ns ns
NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays.
5
IDT74FCT373A/C FAST CMOS OCTAL TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
V CC 500 VIN Pulse Generator RT D.U.T . VOUT 7.0V
SWITCH POSITION
Test Open Drain Disable Low Enable Low Switch Closed Open
50pF CL
500
All Other Tests
DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
Octal link
Test Circuits for All Outputs
DATA INPUT TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC.
tSU
tH
tREM
3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V
Octal link
LOW-HIGH-LOW PULSE tW HIGH-LOW-HIGH PULSE
Octal link
1.5V
1.5V
tSU
tH
Pulse Width
Set-Up, Hold, and Release Times
ENABLE SAME PHASE INPUT TRANSITION tPLH OUTPUT tPLH OPPOSITE PHASE INPUT TRANSITION tPHL tPHL 3V 1.5V 0V VOH 1.5V VOL 3V 1.5V 0V
Octal link
DISABLE 3V 1.5V 0V 3.5V 0.3V tPHZ 0.3V 1.5V 0V VOH 0V
Octal link
CONTROL INPUT tPZL OUTPUT NORMALLY LOW OUTPUT NORMALLY HIGH SWITCH CLOSED tPZH SWITCH OPEN 3.5V 1.5V tPLZ
VOL
Propagation Delay
Enable and Disable Times
NOTES: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for All Pulses: Rate 1.0MHz; ZO 50; tF 2.5ns; tR 2.5ns.
6
IDT74FCT373A/C FAST CMOS OCTAL TRANSPARENT LATCH
COMMERCIAL TEMPERATURE RANGE
ORDERING INFORMATION
IDT XX Temp. Range FCT XXXX Device Type X Package
SO 373A 373C 74
Small Outline IC Octal Transparent Latch
0C to +70C
CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054
for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com
for Tech Support: logichelp@idt.com (408) 654-6459
7


▲Up To Search▲   

 
Price & Availability of IDT74FCT373AC

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X